Postgraduate Course: Digital System Design (MSc) (PGEE10008)
Course Outline
School | School of Engineering |
College | College of Science and Engineering |
Credit level (Normal year taken) | SCQF Level 10 (Postgraduate) |
Availability | Not available to visiting students |
SCQF Credits | 10 |
ECTS Credits | 5 |
Summary | This course is lecture based and is taken by all students taking the MSc in Electronics in Semester 2. It comprises one 20 lecture module. The course aims to present the principles of design re-use in the context of System-on-Chip (SoC) technology. The design and selection of soft, firm, and hard IP blocks are considered. Emerging design practices and standards are reviewed. Two target technologies are addressed: deep-submicron ASICs and field programmable gate arrays (FPGAs). |
Course description |
Not entered
|
Entry Requirements (not applicable to Visiting Students)
Pre-requisites |
|
Co-requisites | |
Prohibited Combinations | |
Other requirements | None |
Course Delivery Information
|
Academic year 2018/19, Not available to visiting students (SS1)
|
Quota: None |
Course Start |
Semester 2 |
Timetable |
Timetable |
Learning and Teaching activities (Further Info) |
Total Hours:
100
(
Lecture Hours 20,
Seminar/Tutorial Hours 10,
Formative Assessment Hours 1,
Summative Assessment Hours 2,
Programme Level Learning and Teaching Hours 2,
Directed Learning and Independent Learning Hours
65 )
|
Assessment (Further Info) |
Written Exam
100 %,
Coursework
0 %,
Practical Exam
0 %
|
Additional Information (Assessment) |
Assessment will be based on a single written paper of 90 minutes duration. |
Feedback |
Not entered |
Exam Information |
Exam Diet |
Paper Name |
Hours & Minutes |
|
Main Exam Diet S2 (April/May) | | 2:00 | |
Learning Outcomes
On completion of this course, the student will be able to:
- Understand digital logic.
- Understand the different types of computer: embedded, PCs, data-centres, supercomputing and be able to evaluate the design trade-offs.
- Discern the differences between software and hardware description languages.
- Evaluate processor performance: CPU time, instruction count, CPI, benchmarks, power consumption and cost effectiveness.
- Evaluate othe performance improvements from parallel computing architectures.
|
Reading List
Essential:
"Computer Organization and Design: The Hardware/Software Interface", D.A. Patterson and J.L. Hennesey, 5th Edition, Morgan Kaufmann, 2013
ISBN: 978-0124077263 |
Additional Information
Graduate Attributes and Skills |
Not entered |
Keywords | Not entered |
Contacts
Course organiser | Dr Stewart Smith
Tel: (0131 6)50 7471
Email: Stewart.Smith@ed.ac.uk |
Course secretary | Mrs Megan Inch-Kellingray
Tel: (0131 6)51 7079
Email: M.Inch@ed.ac.uk |
|
|