Information in the Degree Programme Tables may still be subject to change in response to Covid-19

University Homepage
DRPS Homepage
DRPS Search
DRPS Contact
DRPS : Course Catalogue : School of Engineering : Electronics

Undergraduate Course: Digital System Design and Digital Systems Laboratory 3 (ELEE09035)

Course Outline
SchoolSchool of Engineering CollegeCollege of Science and Engineering
Credit level (Normal year taken)SCQF Level 9 (Year 3 Undergraduate) AvailabilityAvailable to all students
SCQF Credits20 ECTS Credits10
SummaryThis course aims to build on the material presented in second year and to give the students an intuitive feel for the basic building blocks of digital systems.

The lecture course seeks to enhance student understanding of digital system design. The course provides an introduction to hardware description languages, a broad overview of programmable logic devices and further illustration of data path / controller model design examples. There is a focus on adder and multiplier architectures and computer arithmetic. A Reduced Instruction Set Computing (RISC) microprocessor architecture is outlined. Verification of digital systems is introduced.

The purpose of this laboratory course is to produce students who are capable of developing synchronous digital circuits from high level functional specifications and prototyping them on FPGA hardware using a standard hardware description language (HDL).
Course description Lecture course:

Logic design fundamentals. State machines, equivalent states and state reduction. Implication charts.

Introduction to hardware description languages (HDL). Synthesis. Behavioural, structural and data flow (register-transfer level, RTL) models.

Programmable logic devices. Simple programmable logic devices, complex programmable logic devices, field programmable gate arrays, programmable SoCs.

Design examples using data path, controller model.

Adders. Critical path, carry-lookahead adder, parallel prefix adder.

Multipliers. Add and shift multiplier, array multiplier. Signed integer/fraction multiplier.

State machine charts. Microprogramming.

Design translation (Synthesis). Mapping, placement and routing.

Floating point arithmetic. Multiplication and addition.

Introduction to design of RISC microprocessors.

Introduction to verification of digital systems. Functional verification. Timing verification.

Lab 1 - Week 1: "HelloWorld" and "HelloLotsofWorlds" modules
Lab 2 - Week 2: "HelloSynchronousWorld" and "ShiftingTheWorld" modules
Lab 3 - Week 3: "ShiftingManyWorlds" and "CountingTheWorld" modules
Lab 4 - Week 4: "TimingTheWorld" module and ¿DecodingTheWorld¿ modules
Lab 5 - Week 5: "TimingTheWorldInDecimal" module
Lab 6 - Week 6: "ColouringTheWorld " module
Lab 7 - Week 7: Assessment and "TheWorldofStateMachines" module
Lab 8 - Week 8: "TheWorldofLinkedStateMachine" module
Lab 9 - Week 9: "Snake Game" module
Lab 10 - Week 10: "Snake Game" module
Lab 11 - Week 11: Assessment
Entry Requirements (not applicable to Visiting Students)
Pre-requisites Students MUST have passed: Digital System Design 2 (ELEE08015)
Prohibited Combinations Students MUST NOT also be taking Digital System Design 3 (ELEE09024) AND Digital Systems Laboratory 3 (ELEE09018)
Other requirements None
Additional Costs Purchase of laboratory day book.
Information for Visiting Students
Pre-requisitesKnowledge of basic digital circuit theory.
High Demand Course? Yes
Course Delivery Information
Academic year 2020/21, Available to all students (SV1) Quota:  None
Course Start Semester 1
Timetable Timetable
Learning and Teaching activities (Further Info) Total Hours: 200 ( Lecture Hours 22, Seminar/Tutorial Hours 11, Supervised Practical/Workshop/Studio Hours 30, Summative Assessment Hours 3, Programme Level Learning and Teaching Hours 4, Directed Learning and Independent Learning Hours 130 )
Assessment (Further Info) Written Exam 50 %, Coursework 50 %, Practical Exam 0 %
Additional Information (Assessment) Written exam: 50%
Coursework: 50%
Feedback Not entered
Exam Information
Exam Diet Paper Name Hours & Minutes
Main Exam Diet S1 (December)1:30
Resit Exam Diet (August)1:30
Learning Outcomes
On completion of this course, the student will be able to:
  1. Understand data path structures, including adder and multiplier architectures and computer arithmetic;
  2. Understand the design of finite state machines, the use of state reduction techniques and simple RISC microprocessor architectures;
  3. Master a hardware description language, Verilog. Implement synchronous sequential logic, asynchronous combinatorial logic and state machine in a modular manner;
  4. Understand digital circuit development flow from capturing functional specification, design, simulation, to synthesis and implementation, until testing on a practical FPGA board.
Reading List
Digital Systems Design Using VHDL, 3rd (international) edition, Charles H. Roth, Jr. and Lizy Kurian John. Publisher: Cengage Learning ISBN-13: 978-1-305-63892-1

Digital Design, An Embedded Systems Approach Using Verilog, Peter J Ashenden, Morgan Kaufmann, 2007, ISBN-13: 978-0123695277

FSM based Digital Design using Verilog HDL by Peter Minns and Ian Elliot. Pub: Wiley (2008) ISBN:978-0470-06070-4
Additional Information
Graduate Attributes and Skills Not entered
KeywordsDigital circuits,digital system,adder,multiplier,state machine,FSM,Verilog,FPGA
Course organiserDr Alister Hamilton
Tel: (0131 6)50 5597
Course secretaryMrs Lynn Hughieson
Tel: (0131 6)50 5687
Help & Information
Search DPTs and Courses
Degree Programmes
Browse DPTs
Humanities and Social Science
Science and Engineering
Medicine and Veterinary Medicine
Other Information
Combined Course Timetable
Important Information