Undergraduate Course: Data Converter Design in Cadence 5 (ELEE11106)
|School||School of Engineering
||College||College of Science and Engineering
|Credit level (Normal year taken)||SCQF Level 11 (Year 5 Undergraduate)
||Availability||Available to all students
|Summary||This course will equip the student with an understanding of sigma-delta data converters at a practical circuit level. The coursework makes a link between the digital signal processing concepts of sigma delta conversion and implementation in integrated circuit hardware.
Saturation, stability and limit cycle behaviour of modulator loops will be described and related to circuit structure. Non-ideal behaviour of modulators such as noise, matching, finite gain and settling will be related to circuit level implementations.
The course will be illustrated throughout with MATLAB, Simulink and Cadence examples linking to laboratory sessions and a design exercise issued at the start of the course.
DAC matching effects in multi-bit DAC. Mismatch effects on modulator linearity. Randomised selection of elements. Dynamic element matching (DEM). Data weighted averaging (DWA). Tones. Tree DEM. Multi-bit feedback in ADC. Simulink examples.
Multi-stage modulators. 1+1+1, 2+1 MASH, SMASH. Stability. Error term generation. Simulink examples.
Circuit Implementation of Modulators.
Non overlapping clock generation.
Switched capacitor implementation of delaying and non-delaying integrators. Latched comparators. 2-level DAC implementation. First and second order switched capacitor modulator. Cadence examples.
Fully differential switched-capacitor modulators. Multi-bit quantiser and DAC implementation.
Switch resistance and transmission gate sizing. Amplifier and switch settling. Synamic range scaling. Cadence examples.
Noise sources. 1/f and thermal noise. kT/C noise in switched capacitor modulators. Capacitor sizing for noise. Total modulator noise. Cadence examples.
Information for Visiting Students
|High Demand Course?
Course Delivery Information
|Academic year 2022/23, Available to all students (SV1)
||Blocks 4-5 (Sem 2)
|Learning and Teaching activities (Further Info)
Programme Level Learning and Teaching Hours 2,
Directed Learning and Independent Learning Hours
|Assessment (Further Info)
|Additional Information (Assessment)
|No Exam Information
On completion of this course, the student will be able to:
- Predict non-ideal circuit behaviour of modulators with SIMULINK and MATLAB;
- Use Cadence Design Systems software to study non-ideal effects in switched-capacitor modulator implementations;
- Propose circuit implementations of modulators and choose circuit component values to optimise performance.
|Understanding Sigma-Delta Data Converters, Schreier and Temes, IEEE Press, ISBN 978-0-471-46585-0|
|Graduate Attributes and Skills
|Course organiser||Dr Robert Henderson
Tel: (0131 6)50 5645
|Course secretary||Mrs Megan Inch-Kellingray
Tel: (0131 6)51 7079